| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152 |
- /*
- * UPSE: the unix playstation sound emulator.
- *
- * Filename: upse-ps1-spu-register-0io.h
- * Purpose: libupse: PS1 SPU register I/O operations
- *
- * Copyright (c) 2007 William Pitcock <nenolod@sacredspiral.co.uk>
- * Portions copyright (c) 2002 Neill Corlett
- *
- * UPSE is free software, released under the GNU General Public License,
- * version 2.
- *
- * A copy of the GNU General Public License, version 2, is included in
- * the UPSE source kit as COPYING.
- *
- * UPSE is offered without any warranty of any kind, explicit or implicit.
- */
-
- #define H_SPUReverbAddr 0x0da2
- #define H_SPUirqAddr 0x0da4
- #define H_SPUaddr 0x0da6
- #define H_SPUdata 0x0da8
- #define H_SPUctrl 0x0daa
- #define H_SPUstat 0x0dae
- #define H_SPUmvolL 0x0d80
- #define H_SPUmvolR 0x0d82
- #define H_SPUrvolL 0x0d84
- #define H_SPUrvolR 0x0d86
- #define H_SPUon1 0x0d88
- #define H_SPUon2 0x0d8a
- #define H_SPUoff1 0x0d8c
- #define H_SPUoff2 0x0d8e
- #define H_FMod1 0x0d90
- #define H_FMod2 0x0d92
- #define H_Noise1 0x0d94
- #define H_Noise2 0x0d96
- #define H_RVBon1 0x0d98
- #define H_RVBon2 0x0d9a
- #define H_SPUMute1 0x0d9c
- #define H_SPUMute2 0x0d9e
- #define H_CDLeft 0x0db0
- #define H_CDRight 0x0db2
- #define H_ExtLeft 0x0db4
- #define H_ExtRight 0x0db6
- #define H_Reverb 0x0dc0
- #define H_SPUPitch0 0x0c04
- #define H_SPUPitch1 0x0c14
- #define H_SPUPitch2 0x0c24
- #define H_SPUPitch3 0x0c34
- #define H_SPUPitch4 0x0c44
- #define H_SPUPitch5 0x0c54
- #define H_SPUPitch6 0x0c64
- #define H_SPUPitch7 0x0c74
- #define H_SPUPitch8 0x0c84
- #define H_SPUPitch9 0x0c94
- #define H_SPUPitch10 0x0ca4
- #define H_SPUPitch11 0x0cb4
- #define H_SPUPitch12 0x0cc4
- #define H_SPUPitch13 0x0cd4
- #define H_SPUPitch14 0x0ce4
- #define H_SPUPitch15 0x0cf4
- #define H_SPUPitch16 0x0d04
- #define H_SPUPitch17 0x0d14
- #define H_SPUPitch18 0x0d24
- #define H_SPUPitch19 0x0d34
- #define H_SPUPitch20 0x0d44
- #define H_SPUPitch21 0x0d54
- #define H_SPUPitch22 0x0d64
- #define H_SPUPitch23 0x0d74
-
- #define H_SPUStartAdr0 0x0c06
- #define H_SPUStartAdr1 0x0c16
- #define H_SPUStartAdr2 0x0c26
- #define H_SPUStartAdr3 0x0c36
- #define H_SPUStartAdr4 0x0c46
- #define H_SPUStartAdr5 0x0c56
- #define H_SPUStartAdr6 0x0c66
- #define H_SPUStartAdr7 0x0c76
- #define H_SPUStartAdr8 0x0c86
- #define H_SPUStartAdr9 0x0c96
- #define H_SPUStartAdr10 0x0ca6
- #define H_SPUStartAdr11 0x0cb6
- #define H_SPUStartAdr12 0x0cc6
- #define H_SPUStartAdr13 0x0cd6
- #define H_SPUStartAdr14 0x0ce6
- #define H_SPUStartAdr15 0x0cf6
- #define H_SPUStartAdr16 0x0d06
- #define H_SPUStartAdr17 0x0d16
- #define H_SPUStartAdr18 0x0d26
- #define H_SPUStartAdr19 0x0d36
- #define H_SPUStartAdr20 0x0d46
- #define H_SPUStartAdr21 0x0d56
- #define H_SPUStartAdr22 0x0d66
- #define H_SPUStartAdr23 0x0d76
-
- #define H_SPULoopAdr0 0x0c0e
- #define H_SPULoopAdr1 0x0c1e
- #define H_SPULoopAdr2 0x0c2e
- #define H_SPULoopAdr3 0x0c3e
- #define H_SPULoopAdr4 0x0c4e
- #define H_SPULoopAdr5 0x0c5e
- #define H_SPULoopAdr6 0x0c6e
- #define H_SPULoopAdr7 0x0c7e
- #define H_SPULoopAdr8 0x0c8e
- #define H_SPULoopAdr9 0x0c9e
- #define H_SPULoopAdr10 0x0cae
- #define H_SPULoopAdr11 0x0cbe
- #define H_SPULoopAdr12 0x0cce
- #define H_SPULoopAdr13 0x0cde
- #define H_SPULoopAdr14 0x0cee
- #define H_SPULoopAdr15 0x0cfe
- #define H_SPULoopAdr16 0x0d0e
- #define H_SPULoopAdr17 0x0d1e
- #define H_SPULoopAdr18 0x0d2e
- #define H_SPULoopAdr19 0x0d3e
- #define H_SPULoopAdr20 0x0d4e
- #define H_SPULoopAdr21 0x0d5e
- #define H_SPULoopAdr22 0x0d6e
- #define H_SPULoopAdr23 0x0d7e
-
- #define H_SPU_ADSRLevel0 0x0c08
- #define H_SPU_ADSRLevel1 0x0c18
- #define H_SPU_ADSRLevel2 0x0c28
- #define H_SPU_ADSRLevel3 0x0c38
- #define H_SPU_ADSRLevel4 0x0c48
- #define H_SPU_ADSRLevel5 0x0c58
- #define H_SPU_ADSRLevel6 0x0c68
- #define H_SPU_ADSRLevel7 0x0c78
- #define H_SPU_ADSRLevel8 0x0c88
- #define H_SPU_ADSRLevel9 0x0c98
- #define H_SPU_ADSRLevel10 0x0ca8
- #define H_SPU_ADSRLevel11 0x0cb8
- #define H_SPU_ADSRLevel12 0x0cc8
- #define H_SPU_ADSRLevel13 0x0cd8
- #define H_SPU_ADSRLevel14 0x0ce8
- #define H_SPU_ADSRLevel15 0x0cf8
- #define H_SPU_ADSRLevel16 0x0d08
- #define H_SPU_ADSRLevel17 0x0d18
- #define H_SPU_ADSRLevel18 0x0d28
- #define H_SPU_ADSRLevel19 0x0d38
- #define H_SPU_ADSRLevel20 0x0d48
- #define H_SPU_ADSRLevel21 0x0d58
- #define H_SPU_ADSRLevel22 0x0d68
- #define H_SPU_ADSRLevel23 0x0d78
-
void SoundOn(int start, int end, u16 val);
-
void SoundOff(int start, int end, u16 val);
-
void FModOn(int start, int end, u16 val);
-
void NoiseOn(int start, int end, u16 val);
-
void SetVolumeLR(int right, u8 ch, s16 vol);
-
void SetPitch(int ch, u16 val);
-
void SPUwriteRegister(u32 reg, u16 val);
|